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SUMMARY 
 
In this work a new “current-sweep” stress methodology for quantitatively 
assessing the mixed-mode reliability (simultaneous application of high current and high 
voltage) of advanced SiGe HBTs is presented. This stre  methodology allows one to 
quickly obtain the complete “damage spectrum” of a given device from a particular 
technology platform, enabling better understanding of the complex voltage, current, and 
temperature interdependence associated with electrical stress and burn-in of advanced 
transistors. We consistently observed three distinct regions of mixed-mode damage in 
SiGe HBTs, and find that hot carrier induced damage can be introduced into SiGe HBTs 
under surprisingly modest mixed-mode stress conditions. For more aggressively scaled 
silicon-germanium technology generations, a larger percentage of hot carriers generated 
in the collector-base junction are able to travel to and hence damage the EB spacer, 
leading to enhanced forward-mode base current leakage under stress. A new self-heating 
induced mixed-mode annealing effect was observed for the first time under fairly high 
voltage and current stress conditions, and a new damage mechanism was observed under 
very high voltage and current conditions. Finally, as an example of the utility of our 
stress methodology, we quantified the composite mixed-mode damage spectrum of a 
commercial third-generation (200 GHz) generation SiGe HBT. It is found that if devices 
are stressed with either voltage or current alone during burn-in, they can easily withstand 
extreme over-stress conditions. Unfortunately, devic s were easily damaged when 
stressed with a combination of stress voltage and current, and this has significant 
 ix











 As SiGe HBTs continue to scale and improve in their p rformance capabilities, 
potential reliability challenges begin to emerge. Pak cutoff frequency (fT) and maximum 
oscillation frequency (fmax) have rapidly increased with each succeeding SiGe het ro-
junction bipolar generation, from 50 GHz (1st generation) to 100 GHz (2nd generation), 
to 200 GHz (3rd generation), and early prototypes of 300 GHz technologies now exist. 
These impressive scaling achievements have been made possible by lateral scaling to 
minimize parasitics, thermal cycle reduction, incorporation of carbon doping to suppress 
boron out-diffusion, germanium profile engineering, and careful collector profile 
engineering needed to delay the onset of base push-o t so that robust operation at high 
current density can be achieved. Scaling-mandated increases in operating current density, 
the higher electrical fields due to higher doping levels, and potentially worsening self-
heating effects due to increasingly higher operating current density, all combine to 
present a formidable challenge to device and circuit eliability. Understanding the 
subtleties of these phenomena, and importantly how t ey interplay with and against one 
another, makes reliability physics a complex topic in SiGe HBT. 
 In the past, bipolar technologies suffer from two reliability issues. The first is high 
forward current density damage (voltages used in the base and collector are very low, 
thus this is not a hot carrier phenomenon), due to the electromigration of the emitter 
contact to the polysilicon emitter. This leads to an increase in the overall emitter doping, 
resulting in unusual characteristics in current gain. The second is reverse-EB stress, when 
the base voltage is driven lower than the emitter voltage (which is often the case with 
BiCMOS digital logics), causing hot carriers to create leakage base current. Due to the 
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base resistance, the leakage current will produce an undesirable voltage offset at the input 
of the circuit. 
 Observing the various technology trends in rough numbers may be able to shed 
light on an emerging reliability issue in SiGe HBTs, different than reverse-EB and high-
current stress. 1st generation devices have a peak fT of 50 GHz at jc ~ 1 mA/um
2 and has 
BVceo of 3.3 V; 2
nd generation devices have peak fT o  100 GHz at jc ~ 7 mA/um
2 and has 
BVceo of 2.5 V; 3
rd generation devices have peak fT o  200 GHz at jc ~ 10 mA/um
2 with 
BVceo = 1.8 V. fT has been doubling for each generation of SiGe technology; however 
current densities needed to reach the peak fT have increased nearly 10x, and breakdown 
voltages have also fallen by nearly 2x.  
 This has strong implications on the circuit’s performance and reliability: 
attenuation in the atmosphere is more severe at higher frequencies, thus more output 
power would be needed for higher frequencies of operation. With the increasing current 
densities, it could be argued that higher generation devices can output more power, even 
due to the lower breakdown voltage: one could simply drive very large currents to 
compensate for the loss in voltage. However, this implies very large devices (traditionally 
done by chaining many devices in parallel), which maybe impractical due to 1) frequency 
performance degradation, 2) increased loss in the metals and vias, 3) yield issues due to 
the large sizes, 4) degradation in power efficiencis, 5) self-heating due to the high 
current densities, and most important of all 6) difficulties involved in power matching for 
optimal load impedance. Due to these constraints mainly brought on by progressive 
scaling with each succeeding generation, many circuit designers have attempted to 
“cheat” the system by operating devices above BVceo. Needless to say, this presents a 
new reliability issue not addressed in high current density stress and reverse-EB stress. 
 By stressing devices in these high-current and high-voltage conditions, a new 
reliability damage mechanism was recently observed in SiGe HBTs, and is called 
“mixed-mode” electrical stress [1]. Its damage characteristics indeed differ from those of 
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reverse-EB stress or high forward current density stres , which have traditionally been 
used in burn-in of high-speed bipolar transistors. In mixed-mode stress, when devices are 
exposed to a combination of high collector voltage nd high emitter current, both 
forward- and reverse-mode base current damage results. Figure 1 illustrates this 
phenomenon. Forward-mode base current (holes) travels close to the emitter-base (EB) 
spacer, whereas reverse-mode base current travels close to the shallow trench isolation 
(STI) [2], and thus observing leakage in both modes of operation indicates that hot 
carriers are propagating in different directions, producing interface traps at both the EB-





















Figure 1. Cross-section of a SiGe HBT, which shows the paths of forward-mode and 
reverse-mode base current. Forward base-current samples the interface traps at the EB 











 Efficient and accurate stress techniques are essential for device reliability analysis 
and meaningful device lifetime projections. This is especially relevant for mixed-mode 
stress since the damage is known to depend on the stress current, voltage, and ambient 
temperature [3]. Given the wide variety of relevant operating conditions a transistor can 
experience in mixed-signal circuit operation, as well as the large variety of SiGe 
technologies available, and the many different device geometries used, combine to make 
the size of the mixed-mode stress matrix quite a daunting challenge. In order to better 
understand the damage processes engaged, we employ a ver  large range of stress 
conditions in order to observe the boundaries of the various damage mechanisms. The 
ranges of stress current density (JE,str) and voltage (VCB,str) used are shown in Figure 2, 
and compared with previous work. Reliability result from four SiGe technologies are 
reported. During mixed-mode stress, collector-base voltage was varied from 0V to 9V, 
and emitter current density was varied from 1 nA/µm2 to 100 mA/µm2. Most of the 
reported data were measured at room temperature. However, some low (100 K) and high 
(400 K) temperature stress experiments were also included to better understand the 















Figure 2. Stress conditions used in this work compared with other studies. A large range 
of stress conditions were used to understand which damage mechanisms dominate at 







 We first introduce a new stress measurement methodology called mixed-mode 
“current-sweep”. Then, applying this methodology to various SiGe HBTs three different 
damage regions are identified: 1) low-current mixed-mode stress, 2) mixed-mode 
annealing, and 3) high-current mixed-mode stress. The first region is associated with hot 
carriers created in the collector-base junction. This is the main focus of the paper, 
because it is most critical to circuit reliability. This damage mechanism increases 
dramatically with profile scaling, posing an increasingly critical reliability issue as SiGe 
technology evolves. The second damage region, mixed-mo e annealing, represents a self-
heating induced process that can be seen under particul r stress conditions, and it is 
shown to have significant implications for accurately assessing inferred reliability 
lifetimes. The third damage region (high-current mixed-mode stress) occurs under 
extremely aggressive mixed-mode stress conditions, a d has a very different damage 
signature than for traditional hot carrier stress. Finally, the overall damage spectrum of 
third-generation SiGe HBTs is presented as an example of applying our stress 





 The devices investigated in this work represent three generations of 
commercially-available SiGe HBTs. SiGe HBT A is a third-generation 130 nm SiGe 
technology, with a peak fT=200 GHz and BVCEO=1.7 V [4]; SiGe HBT B is a second-
generation, 180 nm SiGe technology, with peak fT=120 GHz and BVCEO=2.5 V [5]; SiGe 
HBT C is a first-generation, 0.5 µm SiGe technology, peak fT=50 GHz and BVCEO=3.3 V 
[6]; and SiGe HBT D is a third-generation SiGe technology with 130 nm lithography, and 
has peak fT = 200 GHz and BVCEO = 2.0 V [7]. The avalanche multiplication factors for
SiGe HBT A, B and C are shown in Figure 3. At a fixed voltage, the M-1 of the 2nd and 
3rd generation SiGe HBT are comparable and about ten times higher than M-1 for the first 















Figure 3. Comparison of the avalanche multiplication factor of SiGe HBT A (3rd gen.), B 










 The thermal resistances of the transistors were measur d using the method 
described in [8]. The values are shown in Figure 4, which is similar to those reported in 
[9]. It could be seen that the thermal resistance is independent of the emitter width, but is 
instead dependent on emitter area, and the structural hanges necessitated by scaling have 
not had a significant impact on Rth. For identical emitter area and stress condition, data in 
Figure 4 indicates that the thermal resistances remain approximately constant with 
technology scaling, and thus we expect the thermal esistance for future technology nodes 
do not necessarily suffer from enhanced self-heating for fixed operating conditions. 
Comparing the effects self-heating across technologies has some subtleties. If comparing 
at the same RF frequency of operation (say, f = 2GHz and comparing SiGe HBT A and 
SiGe HBT C), then certainly self-heating would be less in higher generations, since 
higher generation devices can achieve much higher gain and can the high JC,peakfT allows 
more RF output power. Since self-heating is the product of total dissipated power and 
thermal resistance, for the same dissipated power higher technology devices should show 
the same amount of self-heating. However, this is not a realistic comparison since higher 
generation technologies are too expensive to be competing with lower technologies. If 
self-heating is compared at their respective peak ft (or ixed ratio of it), then higher 











Figure 4. Thermal resistance of SiGe HBT A and B. Emitter width of 0.12 µm was used 






 All dc measurements reported here were performed using an A ilent 4155C 
Parameter Analyzer. For each measurement, multiple devices were measured to ensure 
consistency of trends. For the mixed-mode stress measur ment described in [10], 
transistors were biased in common base mode, and stressed with a fixed emitter current 
and collector voltage. Stress was interrupted periodically to measure the Gummel 
characteristics. Essentially, the stress methodology described in [10] probes the time 
evolutions of the damage mechanism. The current-sweep methodology presented here is 
similar to [10], except that the stress bias (current or voltage) were successively increased 
while using a fixed stress time interval. In effect, the current-sweep measurements probe 
the impact of the stress bias conditions on the resultant damage.  
 A typical current-sweep experiment occurs as follows. First, the pre-stress 
forward and inverse Gummel characteristics were measur d. Next, the device was 
stressed at a fixed VCB,str (e.g., 3.0 V) and at an emitter current density (JE,str) of 1.0 
nA/µm2, for a certain stress time interval (tstr). Gummel characteristics were measured 
after the applied stress, and then the device was stre sed again at the same fixed VCB,str 
and tstr, but with larger JE,str. This process of iterative stress, post-stress measur ment, and 
then incrementally increased JE,str was continued until the device suffers complete failure, 
in which the devices were either short- or open-circuited. Usually this failure happened at 
extremely high JE,str (~100 mA/µm
2). In order to ensure measurement efficiency, JE,str is 
increased exponentially until it reaches ~1 mA/µm2, and then linearly increased to ~100 
mA/µm2. Current sweeps are usually plotted as normalized ∆IB at VBE=0.6 V versus JE,str, 
and the stress intervals used were typically 10 s. We would like to make clear that the 
normalized ∆IB plotted represents the accumulated mixed-mode damage of the device. 
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 Variations of current-sweep conditions spanning the relevant reliability matrix 
can thus be readily performed. Simultaneously increasing VCB,str and JE,str obtains the 
entire damage spectrum (VCB,str from 0 V to 10 V, and JE,str from 1 nA to 100 mA/µm
2)  
























Figure 5. Gummels during the current-sweep stress measurement. The excess base 
current exhibits an ideality factor close to 2, indicating the classical SRH recombination 












 Typical pre- and post-stress Gummels measured during a current-sweep 
measurement of SiGe HBT A are shown in Figure 5. Observe that at JE,str=0.142 mA/µm
2 
and VCB,str=3 V, IB began to show a slight deviation from its pre-stress IB. Given the high 
VCB,str applied, SiGe HBT A was expected to show damage und r these conditions [11] 
due to the large number of hot carriers, yielding icreased damage. When the stress 
current density exceeded JC,peak fT, the peak electric field decreased due to base pushout 
[12], and thus ∆IB was expected to saturate at these current densities. Contrary to this 
naïve assumption, however, the excess base current actually decreased after JE,str =36.30 
mA/µm2. As JE,str was increased even further (to 98.4 mA/µm
2), ∆IB increased again, to 
the point where the device became non-functional (not shown). The base leakage current 
is shown more clearly in Figure 6, where normalized ∆IB was plotted versus JE,str. The 
current-sweep of two other devices stressed with tstr = 50 s, and tstr = 250 s at the same 
bias conditions are also included. Note that the normalized ∆IB followed a consistent 
trend that can be characterized by a “hump” shape, followed by a sharp rise. This 
behavior could be investigated as three separate damage regions. The rising portion of the 
“hump” (40 µA/µm2<JE,str<9 mA/µm
2) constitutes “low-current mixed-mode damage” (or 
Region I). The falling portion of the hump (10 mA/µm2< JE,str<40 mA/µm
2) represents 
“mixed-mode annealing” (or Region II), and finally, the sharp-rise region (JE,str> 40 
mA/µm2) represents “high-current mixed-mode damage” (Region III). It is important to 
note that the boundaries of these three regions vary with VCB,str, temperature and 
geometry, and the physics behind these dependences will be examined in detail in the 
following section.  
 
 Figure 7 compares current-sweeps of different SiGe HBT technologies, all 
measured with the same VCB,str and tstr. Region I and II (the “hump” region) is not 
observed for the first generation device, but it could be observed in the second-generation 
device, and the hump shape is even more noticeable in th  two 3rd generation devices, 
 16 
clearly demonstrating the role of scaling. However, it is interesting to observe that 
whereas Region I and II become more apparent with scaling, Region III appears to have 




















Figure 6. Current-sweeps of SiGe HBT A, with different stress time intervals. The hump 

















Figure 7. Current-sweeps of two 3rd generation SiGe HBTs (200 GHz), a 2nd generation 







REGION I: LOW-CURRENT MIXED-MODE DAMAGE 
 
 Figure 8 shows current-sweep results for HBT A, with VCB,str = 3 V and VCB,str = 4 
V. Observe that the damage response was significantly increased with higher VCB,str. The 
time dependence of the low current damage in HBT A (JE,str and VCB,str) is shown in 
Figure 9 to be proportional to ~t0.5. The excess IB exhibited an ideality factor near 1.8, 
which indicates classical space charge region SRH recombination (a more detailed 
derivation of the ideality factors and its implications are shown in Appendix A). In 
addition, inverse-mode Gummel characteristics showed a similar degraded base current, 
indicating hot carriers in the CB junction damage both the STI and EB spacer. All of 
these characteristics were similar to previous work reported in [10, 11, 13], which 
concluded that the stress-induced damage was the result of hot carriers under high reverse 
bias in the collector-base junction traveling towards both the EB spacer and STI. Some of 
these hot carriers will subsequently create a silicon ‘dangling’ bond, producing traps near 
the Si/SiO2 interface. Higher VCB,str will generate more energetic carriers, and thus more 










Figure 8. Current-sweeps of HBT A, using different values for VCB,str. The hump shape 











Figure 9. Low-current stress of HBT A’s. Low-current stress i  observed to have 










Figure 10. Forward-mode and reverse-mode excess base current, as a function of JE,str. 














 Using current-sweep stress, we can gain additional insight into the damage 
mechanisms by comparing the excess forward and revers  base currents (∆IB,for and 
∆IB,rev), as shown in Figure 10. Note that this comparison  valid only when ideality 
factors (n) of the two leakage currents are close to 2, indicating an absence of significant 
trapped charge. The ∆IB,rev becomes apparent at much lower JE,str than ∆IB,for. At a fixed 
JE,str, ∆IB,rev was about five times that of ∆IB,for. This is expected, because the STI is 
located much closer to the CB junction than the EB spacer, and therefore much more 
prone to hot carrier damage. In order to simplify the comparison of ∆IB,for and ∆IB,rev, 
oxide charge is assumed to be negligible. Then ∆IB resulting from hot carrier stress in a 














                          (1) 
where PE is the perimeter, σ is the capture cross-section, vth is the thermal carrier velocity, 
NT is the trap density, and ∆L is defined as the effective width over which recombination 
occurs. If Vth, σ, ∆L, VBE are assumed to be the same for ∆IB,for and ∆IB,rev, then the ratio 






















                 (2) 
PE,rev and PE,for were calculated from the layout dimensions of the emitter opening and the 
bounds of the SIC implant. Therefore it can be seen that the forward-mode trap density is 
increasing at approximately 30% of the rate of inverse mode trap density during stress. 
This indicates that 30% of the hot carriers generated in the CB junction are able to travel 
towards the EB spacer and produce damage. This ratio in older SiGe generations was 
found to be about 10% for SiGe HBT B, and 1.7% for SiGe HBT C. Thus, it could be 
seen that the forward-mode is more easily damaged for scaled SiGe HBTs. For such 
 24 
aggressively scaled devices, not only are hot carriers more energetic as a result of 
inherently higher electric fields, they are also more likely to travel through the base and 
cause damage in the EB-spacer, given their closer proximity. This is consistent with the 
current-sweep results shown in Figure 7. The 2nd generation SiGe HBT shows a smaller 
hump region compared that of the 3rd generation device, and for the 1st generation device, 
the damage is barely noticeable. 
 25 
CHAPTER 5 
REGION II: MIXED-MODE ANNEALING 
 
 Mixed-mode annealing occurs on the falling edge of the hump shaped damage 
response, and follows a logarithmic time-dependence, as shown in Figure 11. Two SiGe 
HBT A devices were first damaged in Region I and then subjected to mixed-mode 
annealing, and interestingly the low current induced damage can be removed with a 
subsequent higher JE,str. Additional experiments demonstrated that reverse-EB stress 
could be recovered via mixed-mode annealing, which is can be seen in Figure 12 and 
Figure 13, where two configurations of reverse-EB stress were used: open-collector 
(OC), which is  dominated by hot holes, and forward-collector (FC), which is dominated 
by hot electrons [15]. The forward-collector configuration damages devices substantially 
faster than the open-collector, which is due to the fact that large amount of electrons were 
injected into the EB junction. However, more than 90% of the damage was subsequently 
removed by mixed-mode annealing. In both configurations of reverse-EB stress, the 












Figure 11. The mixed-mode annealing of HBT A's subjected to low-current damage. 
Low-current stress and mixed-mode annealing is observed to be a strong function of JE,str. 











Figure 12. The mixed-mode annealing of Open-Collector reverse-EB stress of SiGe HBT 












Figure 13. Stress-induced leakage current due to forward-collet r mode reverse-EB 










 Thermal annealing experiments were performed on damaged devices. Devices 
were first stressed in Region I, and subsequently thermally-annealed in an inert ambient 
for 15 minutes. After post-anneal measurements, the devices were annealed at a higher 
temperature, etc. As shown in Figure 14, a large amount of ∆IB,for can be removed at 
200ºC. In addition, thermal annealing experiments of reverse-EB stressed devices have 
been reported, and it was found that reverse-EB leakage current could be also removed at 
200ºC in an inert ambient [16]. 
 The fact that base leakage due to both Region I stress and reverse-EB stress can 
be removed by either mixed-mode annealing or thermal annealing leads to two 
observations. First, given the similar ideality factor and annealing characteristics, Region 
I stress and reverse-EB stress produce the same type of interface trap, most probably a 
silicon dangling bond. Second, given that ∆IB.for can be removed by temperature alone 
proves that mixed-mode annealing is essentially a self-heating phenomenon. Taking an 
SiGe HBT A with AE=0.12x1.0 µm
2 and JE,str=30 mA/µm
2 as an example, the junction 
temperature can be estimated as 
( ) CTRVIVIVITRPT ambthBEBBECCBCambthdissj °≈+++=+= 204                           (1) 












Figure 14. Base leakage current during thermal annealing. Devices were first low-current 




REGION III: HIGH-CURRENT MIXED-MODE DAMAGE 
 
 The Region III high-current damage region refers to the rapid-rise region 
immediately to the right of the hump shape in the str s  response. This region has 
different temperature, geometry, and annealing characte istics than that of Region I. 
Figure 15 plots the current sweeps of SiGe HBT A with AE of 0.12x1.0 µm
2, 0.12x2.0 
µm2, 0.12x4.0 µm2, and 0.12x8.0 µm2, which shows that the high-current region occurs at 
different JE,str; that is, the current density threshold (JE,thres) at which damage was 
observed occurs sooner for larger devices. This is more clearly seen in the inset, where 
the current damage threshold is plotted as IE,thres. The calculated junction temperatures at 
the damage thresholds appear to be the same, therefore it can be inferred that high-current 
damage requires a certain critical junction temperature to initiate interface damage. This 
is further supported by data in Figure 16, in which current-sweeps at different ambient 
temperatures are plotted, and with the reverse-mode data plotted in the inset. Higher 
ambient temperature implies that less self-heating is needed to reach the critical junction 
temperature for damage; therefore, less JE,str should be required to trigger the high-current 
damage. This critical junction temperature is seen across all investigated technologies. 
The temperature dependence is contrary to the classi al hot carrier damage, because hot 
carrier damage normally decreases with increasing temperature due to enhanced 










Figure 15. Stress current-sweeps of 4 SiGe HBTs with varying geometry. The inset plots 
the threshold at which high-current damage occurs. The junction temperature at which 









Figure 16. Current sweeps of SiGe HBT A at different ambient tmperatures. 
Normalized ∆IB was measured at IB = 50 pA. The reverse mode damage is shown on 











Figure 17. Time-dependent mixed-mode stress of SiGe HBT A's, with varying 
geometries with JE,str = 40 mA/µm
2. The two large devices suffer substantial base 











 The existence of a critical JE,str is further confirmed in Figure 17, where SiGe 
HBT A of different AE’s were stressed with the same JE,str, VCB,str, stress time interval, 
and ambient temperature. The two smaller devices show negligible damage, whereas the 
two larger devices show considerable base leakage. This can be explained by noting that 
the stress current density is less than the JE,thres of the two smaller devices but greater than 
JE,thres of the two larger devices. Thus the two large devic s were damaged while the two 
smaller devices were not. 
 
 The annealing characteristics of low- and high-current damage are also very 
different. Figure 18 shows the mixed-mode annealing experiment performed after high-
current stress damage. The device was high-current stressed for 10 s, then followed by 
mixed-mode annealing for 1000 s. The device was then str ssed with the same stress 
condition, until it reached total stress time of 100 s, and then mixed-mode annealed for 
the second time.  The device was then stressed up to total of 1000 s, and was once again 















Figure 18. The mixed-mode annealing of high-current damage, in which the high-current 
damage was interrupted at 10, 100, and 1000 seconds t  conduct mixed-mode annealing. 









 The interplay between mixed-mode annealing and high-current damage can be 
highly problematic for conducting mixed-mode stress xperiments, since increasing 
emitter stress current is the typical way for accelerating stress [10, 17]. For example, it 
was reported that SiGe HBT B with geometry of 0.2 x 4.0 µm2 did not suffer any damage 
up to JE,str of 20 mA/µm
2 and VCB,str of 3V [10]. The calculated junction temperature is 
estimated to be 542 K (294 ºC), which is well within the mixed-mode annealing region; 
the reason no damage was observed was because mixed- ode annealing was triggered. 
Then damage was observed when JE,str was increased to 35 mA/µm
2, however the 
estimated junction temperature in this case is around 743 K, and from Figure 15 it is clear 
that the device was being stressed in the high-current damage region. Thus, the damage 
mechanism can not be cleanly attributed to the classic l hot carrier damage, as claimed in 
[10]. In addition, this implies that increasing JE,str above JC,peak fT to extract reliability 
lifetime is actually underestimating the damage, since increasing, JE,str would only be 
correct if the damage mechanism remains the same with JE,str, which is generally not the 
case for mixed-mode stress. 
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CHAPTER 7 
EXAMPLE: DAMAGE SPECTRUM OF SIGE HBT C 
 
 Having described the various damage responses for SiGe HBT A, it is now 
possible to quantify the complete damage spectrum. This is relevant for analyzing stress 
during circuit operations, since a wide range of circuit-relevant voltages and currents are 
possible. In addition, knowledge of the complete damage response is clearly important 
for reliability lifetime extraction, since errors in nferred lifetime would result if one 





























 SiGe damage response during normal circuit-relevant bi sing with addition to 
both off-state and extremely severe stress conditios were studied. The current-sweep 
was used due to its time efficiency; instead of maintaining constant VCB,str and increasing 
JE,str, both parameters were increased. Each path taken by the current-sweep 
measurements can be viewed as radius of a circle with the origin at VCB,str = 0 V  and 
JE,str=10 nA/µm
2. Eight current sweeps are measured, and are spread out to cover VCB,str 
from 0 V to 8 V, and JE,str from 10 nA/µm
2 to 100 mA/µm2. Using this method, a 
representative damage spectrum can be observed for a given device and technology of 
interest. Of course, as stress time intervals are increased, the damage spectrum is 
expected to change, and this should also be quantified. 
 Figure 19 illustrates the damage spectrum of SiGe HBT A, with AE = 0.12x4.0 
µm2, at 300 K. The stress time interval was fixed at 10 seconds. The Safe Operating Area 
(SOA) here is defined as the region of IB degradation less than 15%, at VBE=0.6 V. The 
three damage regions are defined the same way as described in Section IV. For JE,str from 
10 nA/µm2 to 100 nA/µm2, no damage is observed until VCB,str is around 5.6 V, near the 
BVCBO of SiGe HBT A. However, when VCB,str is at and above BVCBO, damage was 
actually reduced. This can be expected if the avalanche current due to junction 
breakdown becomes large enough to activate mixed-moe annealing. At even higher 
VCB,str, the damage eventually increased again due to high-current damage. For JE,str from 
100 nA/µm2 to 7 mA/µm2, the damage response remained the same, except that Region I 
occurs at a lower VCB,str. The boundary between the Safe Operating Area and d mage 
Region I is logarithmically related to JE,str, while linearly related to VCB,str. This agrees 
with previous stress studies [18], which finds that device lifetime is more dependent on 
VCB,str than JE,str. For JE,str from 7 nA/µm
2 to 60 mA/µm2, the device is in its Safe 
Operating Area from VCB,str= 0 V to 1.8 V, and mixed-mode annealing occurs from 3 V 
to 4 V. At higher VCB,str, the devices entered into a complicated combinatio of the three 
damage responses. In this region, mixed-mode anneali g was expected to be activated; 
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however, damage was no longer fully removed. This wa likely due to the high VCB,str, 




SUMMARY AND FUTURE WORK 
 
 We have introduced an electrical stress methodology called “mixed-mode current-
sweep”. Using this technique, three different damage regions have been identified: 1) 
low-current mixed-mode stress, 2) mixed-mode anneali g, and 3) high-current mixed-
mode stress. Stress region I, low-current mixed-mode stress, is associated with hot 
carriers created in the collector-base junction. With more aggressive scaling not only are 
more hot carriers created at the same stress condition, but also a larger percentage of the 
hot carriers generated in the CB junctions are ableto travel to the EB spacer and create 
interface damage. This scaling-induced increase in tress damage poses a serious 
reliability concern. Stress region II, mixed-mode annealing, is a self-heating induced 
effect that can be seen under high stress conditions, and it is shown to have significant 
impact on accurately assessing reliability lifetime. Stress region III, high-current mixed-
mode stress, occurs under extremely aggressive stress conditions, and has a very different 
damage response than for traditional hot carrier str s ing. Finally, the overall damage 
spectrum of third-generation SiGe HBTs is presented in the context of three 
aforementioned damage regions. 
 More work is still needed in the field of SiGe reliability. The current work here 
only sheds light on the regions and interactions of various damage mechanisms; however 
it does not model the induced damage. Traditionally, devices are driven in “accelerated” 
stress conditions, such as at increased current density, i  order to extract the reliability 
lifetime; stressing devices at normal operating conditions will simply take forever. By 
performing various accelerated stresses, one can then obtain the lifetime through 
extrapolation. However, as this work has shown, stres  conditions must be very 
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methodically planned out, as to avoid the troubling re ions such as mixed-mode 
annealing. Therefore the work presented here is very important to lifetime prediction. 
 That being said, the current work is still incomplete in assessing the device 
operating lifetime, and future work will be needed to address this. Using the various 
regions of damage as a guide (for example Figure 19), damage needs to be separately 
characterized: its dependence on stress time, emitter current, and collector voltage. With 
the existing trap generation models such as the reaction-diffusion model, hot carrier 
models such as the lucky-electron model, and using Shockley-Reed-Hall generation-
recombination current, the mixed-mode damage can the  be accurately modeled. Damage 
models are very important now in the field of high-frequency, mixed-signal systems, 
because the interactions due to different stages in the circuit and the degradation due to 
progressive scaling are highly unpredictable. If such model is made available then it can 
be transformed into a Verilog-A component, allowing the circuit designer to observe 






SRH CALCULATION AND SIMULATION 
 In studies of bipolar reliability, the generation-recombination current due to traps 
presents the most fundamental damage characteristics. This current component was 
studied long time ago by the famous Shockley, Read and Hall, and their work is now 
commonly known to be the SRH g-r current. 
 Although SRH g-r current has been known for a long time, few know its 
subtleties and its effects on modern bipolar technologies such as SiGe HBTs. Particularly, 
the effect of trap energy has been confusing to some. It was argued by some that the 
ideality factor of the SRH g-r current is not depend t on the trap energy level; in other 
words having ideality factor of 2 does not indicate traps at the midgap. This appendix 
seeks to shed light on this subject, through Matlab calculations and T-Cad simulations. 
 In the simplified condition the SRH g-r current is described in Sze’s Physics of 






















    (3) 
Sze’s book states, 
“The recombination rate approaches a maximum as the energy level of the recombination 
center approaches midgap (i.e. Et ~ Ei).” 
 However, it is not that simple. Shown from the equation above, the cosh term is 
affected by the difference in trap energy level (Et) and midgap (Ei), but its effect largely 
depends on values of n and p. The larger the cosh term becomes with respect to n and p, 


















 At low injection the recombination is dominated by traps at midgap; the cosh term 
grows very large (because n and p are small) such that traps away from the midgap will 
not contribute to any g-r current. In other words, at low injection traps not at midgap will 
have lower recombination than traps at midgap. As current density increases, n and p 
becomes very large, such that the cosh term doesn’t contribute at all, until 0.5 eV away 
from the midgap. This means that at high injection rap energies are irrelevant; traps at 
any level will give the same recombination rate. 
 In simplifying our analysis, let’s suppose there is only one type of trap in the 
oxide with a fixed energy level. If the trap is at midgap, then cosh term falls away, and 
thus the only thing that affects the ideality factor would be the carrier concentrations in 
the pn junction. Since the carrier concentrations in a pn junction is characterized by 
solving for the minority carrier concentrations, the n and p each naturally carries an eqV/kT 
term, which combines to make the classical 2kT slope (this will be made clearer in later 
sections). If the trap is not at midgap, then there will be an additional cosh term 
contributing to the slope: as seen from the “Not at Midgap” line in Figure 20, at low 
injection it is far away from the peak recombination rate due to the cosh term. This means 
that g-r current would be very small in low injection. Yet at higher injection it is very 
close to peak recombination rate, since cosh term becomes much less significant. Given 
this observation we can predict that when traps are not at midgap the ideality factor 
would be less (high ideality factor implies slow-rising slope, low ideality factor implies 























Traps placed farther  
away from midgap 





 Figure 21 shows device simulations in Dessis of SiGe HBT A. The lowest line 
indicates base current without SRH g-r current. With traps created at midgap, the leakage 
current exhibits a ~2kT slope, as expected. As traps energy is moved farther away from 
the midgap, we can observe that the g-r current is less at low injection (e.g., VBE < 0.15 
V), but overlay with the midgap traps at higher injection. The farther the traps are placed 
from midgap, the less it is at low injection. The exp cted low ideality factor in low 






































 The effect of the trap energy level is further studied by Matlab simulation of a 
leakage current in an ideal and symmetric pn junctio , shown in Figure 22. The 
simplified SRH equation mentioned previously is used to calculate this. The same 
characteristics are observed; with traps at midgap le kage current has ideality factor 
around 2. As traps are placed farther away from midgap, then at high enough injection 
the ideality factor can recover back to ~2. 
 Figure 22 shows that for the midgap traps, at ideality f ctor of 1.8 was calculated. 
This is slightly less than the 2 that is normally exp cted, and this has to do with the 
spacial locations of the trap. Again we use the SRH g-r equation mentioned earlier; 
assuming traps are in midgap (so the cosh term falls away). At high enough injection the 
ni
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 Where the n-type semiconductor is at x < 0, from 0 < x < w is the pn depletion the p-type 
semiconductor is at x > w. At the middle of the depletion region (x = w/2) and assuming a 









    (7) 
This gives the classical 2kT slope. But close to the p-side (x near w) NA ~ p >> n ~ ND*e
- 
q(Vbi-Vbe)/kT , and close to the n-side (x near 0) ND ~  n >> p ~ ND*e




















    (9) 
Which means that recombination far away from the middle of the pn junction (where p = 
n) would actually give a 1kT slope. Thus, the total SRH g-r current will not quite be 2kT, 
but ~1.8 kT. Interestingly, this is consistently observed in stre s measurements shown in 
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